

Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application. In the listing below, inserted text is marked with underline, deleted text is marked with ~~strikethrough~~, and changes are identified by a vertical bar in the margin.

Listing of Claims:

- 1 1-64. (Canceled).
- 1 65. (currently amended) A memory access method comprising:
2 detecting a write operation to a memory including a re-programmable non-volatile
3 memory;
4 if an address of said write operation from a processor logic indicates a write
5 operation to a first address area of said non-volatile memory, then performing ~~a first~~ the write
6 operation of data to said non-volatile memory at a first write operation speed; and
7 if said address of said write operation from a processor logic ~~indicates a second~~
8 does not indicate a write operation to the first address area of said non-volatile memory, then
9 performing ~~a second the~~ write operation of data to said non-volatile memory according ~~to~~ at a
10 second write operation speed that is different from the first write operation speed.
- 1 66. (currently amended) A memory access method, according to claim 65,
2 wherein said first write operation speed is a fast write operation which is executed
3 in a shorter time than a predetermined time to write said non-volatile memory; and
4 wherein said second write operation speed is a slow write operation which is
5 executed at a write operation speed in accordance with the predetermined time to write said non-
6 volatile memory.
- 1 67. (currently amended) A memory access method comprising:
2 detecting a write operation to a non-volatile memory;

3 determining an access mode of said non-volatile memory corresponding to a
4 value in a mode register for controlling said non-volatile memory;~~if said access mode is a first~~
5 ~~mode, then~~
6 performing a fast write operation of data to said non-volatile memory in response
7 to a determined access mode that is a first mode;~~if said access mode is a second mode, then;~~
8 performing a slow write operation of data to said non-volatile memory, in
9 response to a determined access mode that is a second mode;
10 responding to a determined access mode that~~if said access mode is a third mode~~
11 by performing a write operation, then such that:
12 if an address of said non-volatile memory from a processing logic is
13 ~~indicated~~indicates a write operation to a first address area, then said non-volatile memory
14 write operation is executed according to said fast write operation of data,
15 if an address of said non-volatile memory ~~is indicated to a second~~ does not
16 indicate a write operation to the first address area, then said non-volatile memory write
17 operation is executed according to said slow write operation of data; and
18 ~~if said access mode is a fourth mode, then~~ performing a cache write operation of
19 data to a cache memory comprised of a random access memory based on an exception handler
20 routine in response to a determined access mode that is a fourth mode.

1 68. (currently amended) A memory access method, according to claim 67,
2 wherein if a cache line of said cache memory ~~stores other data~~ contains cache line
3 data other than the data to be written in said cache write operation of said data, said cache line
4 data is written to said non-volatile memory and said data is written to said cache line of said
5 cache memory.

1 69. (previously presented) A memory access method, according to claim 67,
2 wherein said mode register is indicated access mode for said non-volatile
3 memory.

1 70. (previously presented) A memory access method, according to claim 68,
2 wherein said slow write operation has a predetermined write time to said non-
3 volatile memory; and
4 wherein said fast write operation has a write time shorter than said predetermined
5 time of said slow write time.

1 71. (previously presented) A memory access method, according to claim 67,
2 wherein said first address area and said second address area is indicated in a
3 register.

1 72. (currently amended) A memory access method according to claim 65,
2 wherein detecting a write operation to the re-programmable non-volatile memory is based on
3 identifying the detected write operation as a write operation that is directed to a predetermined
4 address space that corresponds to the re-programmable non-volatile memory.

1 73. (currently amended) A data processing unit comprising:
2 memory, including a re-programmable non-volatile memory; and
3 control logic configured for detecting a write operation to the memory and for
4 performing said write operation according to an operation mode in which the control logic
5 determines if an address of said write operation from a processor logic indicates a write
6 operation to a first address area of said non-volatile memory and performs a first write operation
7 of data to said non-volatile memory at a first write operation speed, and if said address of said
8 write operation from a processor logic ~~indicates a second address area~~ does not indicate a write
9 operation to the first address area of said non-volatile memory, then performs a second write
10 operation of data to said non-volatile memory at a second write operation speed;
11 wherein the first write operation is performed at a-the first write operation speed
12 that is different from the second write operation speed.

1 74. (currently amended) A data processing unit according to claim 73,
2 wherein the control logic detects a write operation to the re-programmable non-volatile memory

3 | by identifying the detected write operation as a write operation that is directed to a
4 | predetermined address space that corresponds to the re-programmable non-volatile memory.

1 | 75. (previously presented) A data processing unit according to claim 73,
2 | wherein the first write operation is a fast write operation and the second write operation is a slow
3 | write operation.

1 | 76. (currently amended) A data processing unit comprising:
2 | memory that includes re-programmable non-volatile memory into which data is
3 | written; and
4 | control logic configured for detecting a write operation to the memory and for
5 | performing ~~the~~ a write operation to a first address area of the non-volatile memory at a first write
6 | operation speed if an address of the write operation indicates a write operation to a first memory
7 | area of the memory and for performing the write operation to a second address area of the non-
8 | volatile memory at a second write operation speed if ~~an~~ the address of the write operation
9 | indicates a write operation to a second memory area of the memory, wherein the first write
10 | operation speed is different from the second write operation speed.

1 | 77. (currently amended) A data processing unit according to claim 76,
2 | wherein said first write operation is a fast write operation that is executed in a shorter time than a
3 | predetermined time to write said non-volatile memory; and wherein said second write operation
4 | is a slow write operation which is executed at a write operation speed in accordance with the
5 | predetermined time to write said non-volatile memory.